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ABSTRACT
The TRION III etch tool enables us to do a more
anisotropic etching of necessary layers such as Ni-
tride and Polysilicon. Therefore proper character-
ization of the machine is required to be done for
better understanding of each parameter and its ef-
fect on etching profile.
The characterization of the tool revealed a signifi-
cant difference in etching performance and parame-
ters compared to our previous established data set
from Drytek quad.
It was observed the time for etching for Polysilicon
drop by almost 75 percent - which leads us to under-
stand a faster etch rate. In terms of Nitride, it was
also seen as better etch uniformity and directional-
ity. The etch selectivity of Nitride test resulted in
us understanding how the gas selectively etches the
nitride and photoresist. Through this paper better
etch recipes can be made for any device fabrication
process which will aide in smaller device fabrication
and increase in yield across the wafer.
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1. INTRODUCTION
As technology is evolving and we are pushing bound-
aries on how small and efficient our devices get, one of
the main challenges that remain is for the technology
that enables such process to develop evolves at the same
rate. As we are reaching limits on our lithography pro-
cess, etch recipes become vital and the need of direction
Anisotropic etch becomes critical. In this research, the
TRION III etcher will be characterized using all of its
parameters (gas flow, power, and pressure) to establish
recipes for Nitride and Polysilicon layer etch character-
istics and profiles.
The key things to consider when doing Characteriza-
tion of Etcher is to look into the layers Selectivity, etch
rate and the pattern. Over the lab process, we were
able to change process conditions and get data for etch
rate and selectivity. It was seen the power and pressure
becomes a key factor when it comes to etching unifor-
mity and profile.
In this research paper Etch selectivity, etch rate and
furthermore the combination of factors affecting these
parameters for Nitride and Poly-silicon layer will be an-
alyzed for the TRION III etch tool.
2. THEORY
2.1 Etching
Etching in its most basic terms in microelectronic
fabrication is a process by which materials selectively









The rate at which material is removed from the film by
an etch process is known as etch rate
The etch-rate is defined by:
Etch rate = thickness-etched/etch-time = ∆T/t
2.1.2 Etch Rate uniformity
This is the measure of the ability of an etch process
to etch evenly. It is highly desirable to have highly-
uniform etch rates - as this may directly correlate with
dying yield in a production operation in a semiconduc-
tor Fabrication process.
2.1.3 Etch selectivity
In most Etch process three main materials are being
attacked
1. The photoresist mask
2. film being etched
3. the material under the film being etched
Hence during the etch process the difference between
how each layer is etched out at which rate under the




Etching process usually occurs from all direction on a
particular film. Therefore the shape at which the pro-
cess takes place leads to the profile of the layer to differ.
When etching process in all directions at that case it
is said the process is isotropic on the other hand if the
etch process occurs in a unidirectional manner then the
37th Annual Microelectronic Engineering Conference, April 2019 2
process becomes Anisotropic.
Most wet etch process, and some dry etch process is
isotropic while if Anisotropic etch profile is desired its
ideal to go with a Dry etch process. Anisotropic etch
profiles are becoming highly desirable in the semicon-
ductor industry as the need for smaller nodes and thin-
ner films are desired.
Figure 1. Anisotropy equation
Figure 2. Selectivity and profile
2.1.5 Etch-bias
This is the measure of the Critical Dimension (CD)
change after performing a etch process. This is usually
caused by isotropic etching and undercutting.
2.1.6 TRION III
In this research we will be using and characterizing the
TRION III etcher, This is Dry RIE etching tool which
uses RF plasma and gasses to etch target layers selec-
tively. The target layer that will be looked into is the
Nitride and Polysilicon layer.
For the Process of plasma etching, an RF glow discharge
is created with the power decided. This RF charge
created produces chemically reactive species (atoms,
ions, etc.) these reactive ions react with the discharged
gasses from the inlet and combining react with eh thin
film layers to etch them off isotropically or anisotropi-
cally.
Figure 3. TRION III RIE Etcher
Figure 4. How Plasma is created for Dry Etching
3. EXPERIMENTAL DETAIL
The experiment setup was divided into two groups
based on the Thin Film layer. The first experiment
design was designed to characterize the etch process of
the nitride layer, and then further testing was done to
characterize polysilicon layer.
The process flow setup for the tests was a repeat and
learned a method of flow, where after each test was
done results were analyzed and understood and further
DOE experiments were carried out. The process flow
is shown in figure 5 below:
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Figure 5. Process flowchart
The substrate stack was similar to both where each
wafer was RCA cleaned and oxide layer of around
2500Åwas deposited using the P5000 tool. On top of
that 2500Åof nitride was grown and 5000Åof polysili-
con was grown using an LPCVD method. Using pho-
toresist and GCA g-Line lithography system some Line
space features was exposed and developed and using
that line/space was etched into the nitride and polysil-
icon layer. Figure 6 shows the complete film stack of
the process.
Figure 6. Process layer film stack
3.1 DOE-NITRIDE
One of the central thin film layers in the semiconductor
industry for the last decade or so has been Nitride layer
on top of oxide. Hence for most general CMOS or de-
vice processing, there are many masking layers and ni-
tride layer that requires high degrees of anisotropic and
uniform etching. Therefore the main wafer test setup
was designed as follows in figure 7. Through these four
tests the pressure, power and gas combination was al-
tered to understand the effect of each parameter. The
initial recipe was gathered from old SMFL Drytek quad
etch tool for these particular layers for baseline recipe.
For Nitride test the gases used were CF4, SF6, and O2.
while power was varied between 120 to 250 Watts and
pressure 75 to 150 mTorrs.
Figure 7. Nitride Test Setup
3.2 DOE-POLYSILICON
Another critical layer in the semiconductor industry for
device manufacturing is the Polysilicon layer, and the
polysilicon layer has many electrical characteristics that
very desirable for device performance. It is also a vi-
tal thin film layer for a thin film layer on top of the
polysilicon substrate. Therefore the etch process for
the Polysilicon layer is also critical in enabling useful
device gate contacts and performance.
This process set up the gases used were CHF3, SF6,
and O2. The power is ranged from 120 - 160 Watts and
pressure 60 - 120 mTorrs.
Figure 8. Polysilicon test Setup
4. RESULTS AND DISCUSSION
Initial Deposition data of the layer of interest was mea-
sured to check for non-uniformity in thickness. On Top
of that, the test was divided between conducting tests
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of Etch rate, Etch selectivity and further Etch Bias test-
ing.
4.1 NITRIDE DEPOSITION
The nitride Deposition showed good Non-uniformity
numbers of around 1.2 percent which is ideal for etch-
ing uniformity testing. Nitride was deposited on top of
the Oxide layer, and the target thickness was around
2400Å. Below is the table; it shows all the thickness
data and per wafer Non-Uniformity Data.
Figure 9. Nitride deposition analysis
4.2 POLYSILICON DEPOSITION
The polysilicon thickness target of 5000Åwas reached
for all of the wafers. Therefore the growth using
LPCVD recipe was ideal. Although the uniformity be-
tween wafers was low, the uniformity in the wafer was
not as constant as the growth of our nitride recipe. The
Non-Uniformity ranged from 8 percent to 13 percent
compared to 1.2 percent of our nitride growth. This is
not ideal for Etch rate uniformity test, as the unifor-
mity pattern stays between stacks of a thin film.
Figure 10. Polysilicon deposition analysis
4.3 ETCH RATE
4.3.1 NITRIDE
The Etch rate was calculated using the initial thickness
data, and the after etching thickness data, using the
time of etching we calculated the etch rate for all the
conditions. The Etch plan set up for blank wafers is
shown in figure 10:
Figure 11. Bare wafer etch plan
The etch rate that was achieved for bare nitride
grown wafer was as follows:
Figure 12. Nitride base etch data
The nitride etch was also collected on patterned wafer
as shown below:
Figure 13. Patterned wafer etch data
The etch data shows how the O2 helps with con-
trolling the etch rate, and the CF4 carbon atoms help
with breaking down the nitride layer compare to the
SF6 gas combination.
When using O2 uniformity is better allthroughout the
wafer. The etch rate is better in both CF4 gas recipes.
With SF6 the consistency and etch rate becomes pretty
highly uncontrollable.
It can be seen the etch rate differ between unpat-
terned and patterned wafer. With the patterned wafer,
it can also be seen that lower the pressure the more
controlled the etch rate is (slower) while power gives
more etch rate and directional etch. Overall the etch
rate decreases due to the increase in surface area from
the patterned features.
4.3.2 POLYSILICON
The polysilicon Etch recipe was established from pre-
viously logged data from SMFLs Drytek Quad Etcher.
The data showed a considerable difference in ETCH
rate in comparison. The Etch rate time changed from
the already established time of 5 minutes for 5000Åof
polysilicon to around 2 minutes. This could be related
to the chamber size and better RIE contacts, etc. Be-
low is shown the data for the etch rates.
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Figure 14. patterned wafer polysilicon etch rate
4.4 ETCH SELECTIVITY NITRIDE
Etch selectivity test was carried out on the wafer with
exposed serpentine motion blocks of clear exposer. This
resulted in an open field and close field checkerboard
pattern allowing us to analyze photoresist to nitride
etch selectivity and rates. Below is shown the data for
the etch selectivity between the layers.
Figure 15. Etch selectivity analysis
The etch selectivity data shows how with SF6 O2
combination the etch selectivity is close to one which is
ideal for layer etching as the rate is the same.
4.5 ETCH MICRO-GRAPHS
The Nitride Etch micro-graphs show how the line/space
etching and imaging are pretty anisotropic and clear all
through the thin film especially at 1.0um features. It
can is seen that the etch does some undercutting on the
nitride layer when the photoresist is on top.
1.png
Figure 16. Nitride Etch Micro-graphs
The polysilicon wafer Micro-graphs show over etches
in wafer 1 and 2 and 4 due to using the previously
established recipe and over-etching to 5 min. wafer 3, 5
and 6 give us a etch rate data and the effect of different
gas power and pressure combination.
Figure 17. After etch image of 1.4 and 1.6 um L/S
Figure 18. After etch image of 1.4 and 1.6 um L/S
5. CONCLUSION AND FUTURE WORK
Through this research work, a greater understanding of
the TRION III etcher was achieved, with this data new
recipes can be made for better device fabrication which
will yield in better yield.
It was observed that the methods differ profoundly
compared to previous Drytek recipes and initial ni-
tride data and Micrograph imaging promises desirable
anisotropy which will be beneficial for smaller device
fabrication.
The Nitride data showed a substantial effect on the
combination of gas, O2 percentage plays an important
on the Etch rate and pressure.
While in terms of Polysilicon rate, The power plays a
big part in the etch recipe with similar effect due to
combination of gases. Etch rates in both cases were
faster compared to our previous established baseline
recipe from the Drytek tool.
Future work on this characterization needs to take
place where the Profile of the etched wafer needs to
be checked using SEM and cross-sectional imaging.
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